

LESSON PLAN

Sl. No.	Date (mm/dd/yy)	Topic	Unit No.	Teaching Methodology	Remarks	Comments/Action Upon Review
		Unit - 0		Black board & PPT's		
50	20/12/15	Parwan CPU (Introduction)	0	"		
51	21/12/15					
52	24/01/16	Behavioural Description of Parawan.	0	"		
53	25/01/16	Busing structure	0	"		
54	09/01/16	Data flow description test bench for the Parawan CPU	0	"		
55	17/01/16	Realistic Parawan CPU.	0	"		
56	21/01/16	Interface design and modeling	0	"		
57	22/01/16	VHDL as a modeling language	0	"		

Sl. No.	Date	Topic	Unit No.	Teaching Methodology	Remarks	Comments
				Black board & PPTs		
13	14/10/18	Use defined	4			
14	15/10/18	Attributes				
15	16/10/18	Packaging Basic utilities	4			
		<u>Unit - 5</u>				
16	17/10/18	Multiplexing and Data Selection	5			
17	18/10/18	State Machine Description	5			
18	19/10/18	Open Collector gates	5			
19	20/10/18	Three state Buffering	5			
		a general Data flow circuit				
20	21/10/18	Updating Basic utilities	5			
21	22/10/18	Behavioural description of hardware	5			
22	23/10/18	Process Statement or module Statement	5			
23	24/10/18	Sequential Unit	5			
24	25/10/18	Statements (various forms)				
25	26/10/18	Formatted Hexa & operators	5			
26	27/10/18	Hex based design	5			

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Act Upon Review
		<u>Unit - 3</u>		Black board & PPTs		
17.	17/10/15	Definition and Usage of	3	.		
18.	20/10/15	Subprograms	3	.		
19.	26/10/15	Packaging parts	3	.		
20.	27/10/15	& utilities				
21.	27/10/15	Design Paramete- rization	3	"		
22.	30/10/15					
23.	02/11/15	Design	3	.		
	03/11/15	Configuration		.		
24.	05/11/15	Design Libraries	3	"		
25.	06/11/15					
		<u>Unit - 4</u>				
26.	09/11/15	Utilities for high- level descriptions	4	"		
27.	10/11/15	Type Declaration & Usage	4	"		
28.	12/11/15	VHDL Operators	4	"		
29.	13/11/15	Sub program parameter types and overloading	4	"		
30.	23/11/15	other types & type related	4	"		
31.	24/11/15	issues				
	26/11/15	Predefined Attributes	4	"		

LESSON PLAN

Period	Date (Tentative)	Topic <u>Unit - 1</u>	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1.	21/09/15	An overview of design procedures used	1	Blackboard & PPTs		
		for System Design using CAD tools	1	"		
2.	22/09/15	Design Entry & Synthesis	1	"		
3.	24/09/15	Simulation, Optimization, Place & Route	1	"		
4.	25/09/15	Design Verification tools	1	"		
5.	28/09/15	Elements of VHDL	1	"		
6.	29/09/15	Top Down Design with VHDL Subprograms	1	"		
7.	01/10/15	Controller description in VHDL	1	"		
8.	02/10/15	VHDL Operators	1	"		
		<u>Unit - 2</u>				
9.	05/10/15	Characterizing hardware languages	2	"		
10.	06/10/15	Objects & classes	2	"		
11.	08/10/15	Signal Assignments	2	"		
12.	09/10/15	Concurrent & Sequential Assignments	2	"		
13.	12/10/15	Ports Library wiring of Primitives	2	"		
14.	13/10/15	wiring Interactive networks	2	"		
15.	15/10/15	Modeling a test Bench	2	"		
16.	16/10/15	Binding Alternative Top Down wiring	2	"		