

## LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	17/11	UNIT-1 OP-AMPS one-stage op-amps two-stage op-amps gain boosting stage compensation i/p frequency slew rate.	I	Black Board		
2	18/11		I	"		
3	19/11	Simple CMOS, BJT Current Mirror.	I	"		
4	21/11	Cascade Wilson/Boiler Current Mirror	I	"		
5	24/11	Common Source Amplifier Source follower.	I	"		
6	25/11	Common gate Amplifier.	I	"		
7	26/11	1/p noise thermal noise Flicker noise noise in op-amps. noise in common source stage noise	I	"		
8	27/11		I	"		
9	1/12	UNIT-2 PLL Design. PLL Concepts, The PLL in the locked condition	II	"		
10	2/12	Phase Detector.	II	"		
11	3/12	Voltage Controlled Oscillator.	II	"		
12	5/12	Case study: Analysis of the 5605 monolithic PLL	II	"		
13	8/12	UNIT-3 SWITCHED CAPACITOR CKTS Basic Building Blocks op-amps, capacitors, muxes, switches, non overlapping clocks	III	"		
14	9/12	Basic operations and analysis.	III	"		

## LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		Resistor equivalent to Switched Capacitor.		Black Board		
15	10/12	Parasitic Sensitive Integrator.	III	"		
16	10/12	Parasitic Insensitive Integrator Signal Flow graph Analysis.	III	"		
		First order Filters.				
17	12/12	Switch Chaining Fully Diff Filters. Charged Injection	III	"		
18	15/12	Switched Capacitor gain. Circuit. High Capacitor Circuit.	III	"		
19	16/12	Preset table gain Circuit. Other Switched Capacitor Circuit	III	"		
20	17/12	Full wave Rectifier Peak Detector. Sinusoidal Oscillator	III	"		
21	19/12	UNIT-4 LOGIC FAMILIES & CHARACTERISTICS CMOS, TTL, ECL logic families. TTL/CMOS Interfacing	IV	PPT		
22	22/12	Comparison of logic families	IV	"		
23	23/12	VHDL Modeling for DeMuxes, Encoders.	IV	BB		
24	29/12	Multiplexers, Comparators	IV	"		
25	30/12	Serial Logic families	IV	"		

### LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
26	2/1	Combinators, Address Calculators.	IV	Blackboard		
27	19/1	VHDL Modeling for Latches.	IV	"		
28	20/1	Flip Flops, Counters	IV	"		
29	21/1	Shift Registers, FSMs.	IV	"		
30	23/1	ASM charts.	IV	"		
		<u>UNIT-V</u>				
31	27/1	DIGITAL INITIATION SYSTEM BUS DESIGN: Bus Multiplexers, and decoders.	V	"		
32	28/1	Bus Structures Counters digital Single bit Address.	V	"		
33	30/1	MEMORIES: ROM Internal Structure 2D decoding Combinational type testing and Application.	V	"		
34	2/2	RAM Internal Structure.	V	"		
35	3/2	RAM Internal Structure.	V	"		
36	4/2	CPLD: XC9500 Series family CPLD architecture.	V	PPT		
37	6/2	CMOS Internal Architecture.	V	"		
38	9/2	I/O Block Internal Architecture.	V	"		
		<u>UNIT-VI</u>				
39	10/2	COMPARATORS: using OpAmp for a Comparator.	VI	Blackboard		
40	11/2	Charge Injection errors.	VI	"		
41	13/2	Latched Comparators.	VI	"		

### LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
42	16/2	NYQUIST RATE D/A CONVERTERS.	VI	Blackboard		
43	17/2	Decoder Based Converter.	VI	"		
44	18/2	Resistor String Converters.	VI	"		
45	19/2	Folded Resistor String Converter	VI	"		
46	20/2	Binary Scaled Converters.	VI	"		
47	23/2	Binary Weighted Resistor Converters.	VI	"		
48	24/2	Reduced Resistance Ratio ladder.	VI	"		
49	25/2	R-2R Based Converter.	VI	"		
50	26/2	Thermometer Code Current mode D/A	VI	"		
51	27/2	NYQUIST RATE A/D Converters.	VI	"		
52	27/2	Integrating Converters.	VI	"		
53	27/2	DAC Based SAR.	VI	"		
54	27/2	FLASH Converters	VI	"		
55	27/2	Time Interleaved A/D Converters.	VI	"		